Adaptive memory-enhanced time delay reservoir and its memristive implementation
Shi, Xinming; Minku, Leandro; Yao, Xin

DOI:
10.1109/TC.2022.3173151

License:
Other (please specify with Rights Statement)

Document Version
Peer reviewed version

Citation for published version (Harvard):
https://doi.org/10.1109/TC.2022.3173151

Link to publication on Research at Birmingham portal

Publisher Rights Statement:
© 2022 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

General rights
Unless a licence is specified above, all rights (including copyright and moral rights) in this document are retained by the authors and/or the copyright holders. The express permission of the copyright holder must be obtained for any use of this material other than for purposes permitted by law.

• Users may freely distribute the URL that is used to identify this publication.
• Users may download and/or print one copy of the publication from the University of Birmingham research portal for the purpose of private study or non-commercial research.
• Users may use extracts from the document in line with the concept of 'fair dealing' under the Copyright, Designs and Patents Act 1988 (?)
• Users may not further distribute the material nor use it for the purposes of commercial gain.

Where a licence is displayed above, please note the terms and conditions of the licence govern your use of this document.

When citing, please reference the published version.

Take down policy
While the University of Birmingham exercises care and attention in making items available there are rare occasions when an item has been uploaded in error or has been deemed to be commercially or otherwise sensitive.

If you believe that this is the case for this document, please contact UBIRA@lists.bham.ac.uk providing details and we will remove access to the work immediately and investigate.

Download date: 15. Sep. 2023
Adaptive Memory-enhanced Time Delay Reservoir and Its Memristive Implementation

Xinming Shi, Leandro L. Minku IEEE Senior Member, and Xin Yao IEEE Fellow

Abstract—Time Delay Reservoir (TDR) is a hardware-friendly machine learning approach from two perspectives. First, it can prevent the connection overhead of neural networks with increasing neurons. Second, through its dynamic system representation, TDR can also be implemented in hardware by different systems. However, it performs poorly on tasks that involve long-term dependency. In this work, we first introduce a higher-order delay unit, which is capable of accumulating and transferring the long history states in an adaptive manner to further enhance the reservoir memory. Particle Swarm Optimisation is applied to optimize the enhanced degree of memory adaptivity. Our experiments demonstrate its superiority both for short- and long-term memory datasets over seven existing approaches. In light of the hardware-friendly feature of TDR, we further propose a memristive implementation of our adaptive memory-enhanced TDR, where a dynamic memristor and the memristor-based delay element are applied to construct the reservoir. Through circuit simulation, the feasibility of our proposed memristive implementation is verified. The comparisons with different hardware reservoirs show that our proposed memristive implementation is effective both for short- and long-term memory datasets, while exhibiting benefits in terms of smaller circuit area and lower power consumption compared with traditional hardware reservoirs.

Index Terms—Time Delay Reservoir, memristor, time series prediction.

1 INTRODUCTION

Reservoir computing (RC) was originally proposed to provide solutions for the shortcomings of conventional recurrent neural networks (RNNs), such as computationally expensive weight update [1]. In RC, a recurrent neural network is randomly created and remains unchanged during training, which is called the reservoir. By virtue of its modeling accuracy, modeling capacity, biological plausibility, as well extensibility and parsimony, RC methods have quickly become popular [2], and constitute one of the basic paradigms of RNN modeling.

Some researchers have implemented high dimensional reservoirs by simulating neural networks, such as Echo State Network (ESN) and Liquid State Machine (LSM), where the different nonlinear activation functions (neurons) and their connections are applied to realize the RC features. However, this means that a reservoir with $H$ neurons will have up to $H^2$ connections, potentially leading to large area and power overhead when implemented in hardware [1]. In fact the reservoirs do not necessarily need to be neural networks [2]. Some researchers have applied differential equation-based dynamic systems to model the high dimensionality of the reservoir instead of neurons [3]. This differential equation-based RC called Time Delay Reservoir (TDR) can prevent the large overhead of neuron-based RCs such as ESN by using time multiplexing resources [1]. Therefore, TDR has friendly features to physical implementations.

The physical implementation of machine learning approaches has attracted increasing attention in diverse fields of research, as they can have a fast speed of data processing and low learning cost [4]. Depending on different types of physical devices, electronic RC [5], spintronic RC [6], and biological RC [7] have been widely studied, where electronic RC have attracted great attention [8], [5], [9]. One way of realizing electronic RC is to implement neuron-based reservoir using neural network hardware or neuromorphic computing techniques, such as FPGA [8] and MOSFET crossbar array [5]. However, these neuron-based reservoirs may incur a large area and power overhead caused by $H^2$ connections of neurons. Another method of realizing electronic RC is to employ other dynamical systems instead of neural networks. For that, researchers mainly focus on exploring different dynamic systems that have the features of a reservoir to serve as reservoirs [10] [11] [12].

Memristor is a new-type nonlinear electronic component first predicted by Chua, which can vary its resistance according to applied voltage or current [13]. The memristor is resistance changeable, non-volatile, power-efficient, and high-density integration friendly, so that it is very promising in areas like storage, artificial neural networks, and logic computation [14] [15] [16]. Therefore, researchers have made their attempts to design memristive reservoirs constructing dynamic systems directly by these memristors without neuron circuits, taking advantage of the intrinsic nonlinearity and/or volatile effects of the devices [17]. Many computational problems, such as time series pattern recognition, prediction, and generation, have been addressed [18] [19].

Especially, time series modeling is an important topic in machine learning, and it has been well addressed by a variety of recurrent networks [20] and RC approaches [10]. However, modeling long-range dependence remains a key challenge. To alleviate the issue of vanishing gradients in modeling long-range dependence, much effort has been
spent on proposing networks and variants to overcome vanishing gradients, e.g., LSTM [21], GRU networks [22], different variants of RNN [23] and LSTM [20]. However, these methods may result in large area and power overhead caused by neuron connections especially from the hardware implementation perspective [10] [1]. Compared with these algorithms, TDR seems a good candidate for hardware implementation since it avoids this overhead by time multiplexing resources and utilizes a single neuron and a delayed feedback to create reservoirs (see the Supplemental Material of [10]). However, its ability to tackle long term dependency tasks still needs further exploitation.

To improve TDR’s ability to deal with long term dependency tasks and produce a solution that can be implemented in hardware requiring small area and low power consumption, we propose an adaptive memory-enhanced TDR and its memristive implementation. The main contributions of this work are as follows:

- We propose a novel high-order time delay unit for TDR able to accumulate and transfer long history states.
- This proposed high-order time delay unit is optimizable and adjustable. In particular, the order of the time delay units can be optimized, where the states with the long-term history are accumulated and transferred to the current state, being automatically adjusted to different tasks.
- Particle Swarm Optimisation (PSO) is applied to automate the optimization of the order of the time delay units. As a result, our approach not only improves prediction performance on both short memory and long memory datasets over the existing reservoirs, but also over other heavier approaches.
- We introduce a hardware implementation of our proposed model based on two different types of memristor.
- We show that the circuit area and power consumption of our proposed memristive implementation outperform other existing traditional work.

2 RELATED WORK

2.1 Standard Time Delay Reservoir

Delay differential equations (DDEs) can describe real-world systems, where the events are rarely instantaneous. This can be modelled as follows [24]:

\[ y(t) = f(y(t), y(t-\tau_1), y(t-\tau_2), ..., y(t-\tau_d), t), t \geq t_0. \]

where \( \tau_i \) are the delay terms, and could be constant, or variable as functions of \( t \) or even of the state \( y \). Considering these features of RC, DDE is a good approach to describe the dynamic behavior of reservoir.

The states of the reservoir in TDR can be described generally by the solutions of the following DDE [24]:

\[ \dot{h}(t) = -h(t) + f(h(t - \tau), x(t)), \]

where \( h(t) \) refers to the states of reservoir, \( x(t) \) is the input signal connected to the reservoir, and \( f \) refers to a nonlinear function. With delay interval \( \tau \), \( N \) equidistant points will be separated in time by \( \theta = \tau/N \), and these \( N \) equidistant points could be regarded as virtual neurons being multiplexed in the given time scale. By Euler discretization of Equation (2) with integration step \( \theta \), the reservoir state \( h_i(k) \) could be rewritten as:

\[ h_i^{(k)} = \frac{1}{1 + \theta} h_{i-1}^{(k)} + \frac{\theta}{1 + \theta} f(h_i^{(k-1)}, x_i^{(k)}). \]

Considering that there is an error between the output \( \hat{y}(k) \) and the target \( y(k) \) defined as \( \varepsilon(k) \), forming a sequence of independent and identically distributed (i.i.d.) random vectors received over time, and that \( W_{yh} \) represents the output weights, the procedure of standard TDR can be formulated as:

\[
\begin{aligned}
\hat{y}^{(k)} &= W_{yh} h^{(k)} + \varepsilon^{(k)} \\
\dot{h}_i^{(k)} &= \frac{1}{1 + \theta} h_{i-1}^{(k)} + \frac{\theta}{1 + \theta} f(h_i^{(k-1)}, x_i^{(k)}).
\end{aligned}
\]

2.2 Long-term Dependency Problem

Many real world applications produce datasets with long memory effects, including language and music, dendrochronology and hydrology, and financial data [25] [26]. Some researchers apply statistical methods to model long memory datasets [27]. However, such statistical models make strong parametric assumptions which are challenging to be determined in real world problems. Moreover, they appear to be quite rigid and inflexible for real-world applications compared to neural networks [20]. Using neural networks to tackle the long-term dependency has been drawing great attention in recent years. Since the issue of vanishing gradients has been found, there is a large number of studies focusing on this issue [21] [28] [29] [30] [31] [20].

Compared with the aforementioned neuron-based neural networks, TDR is more friendly to hardware implementations due to its dynamic system representation [10]. This is important to enable fast speed of data processing and lower learning cost [4]. However, existing TDRs are not prepared for dealing with the long-term dependency. This paper will address this issue.

2.3 Hardware Implementation of Reservoir Computing

Different types of RC algorithms that have been implemented by hardware. For instance, ESN and LSM are two types of RC algorithms based on nonlinear function neuron and spiking neuron, respectively. Both ESN [8] [32] and LSM [33] [34] [35] models have been fully developed in FPGA for data recognition and classification.

Besides neuron-based RC models, the dynamic system-based RC model, TDR, has also been implemented in hardware. The photonic TDR has recently attracted widespread attention. However, it requires expensive peripheral devices such as a digitizer and waveform generator [11]. Electronic TDR has also been actively studied for developing machine learning devices with low training cost [4]. Some of the electronic TDRs are mostly built on traditional CMOS devices combined with other components such as capacitor and operational amplifier [12] [10] [11]. There have been several TDRs implemented based on the emerging electronic device named memristor [36] [37], which is more area-compact and energy-efficient compared with the traditional CMOS one.
3 Adaptive Memory-enhanced Time Delay Reservoir

3.1 Memory Property of Standard Time Delay Reservoir

Let $B$ be the backshift operator, defined as $B_jX_t = X_{t-j}$ for $j \geq 0$, applicable to all random variables in a time series $\{a^{(t)}\}$. Therefore, $h_{i-1}^{(k)} = B^j h_{i}^{(k)}$ and $h_{i}^{(k-1)} = B^j h_{i}^{(k)}$. Equation (3) can be rewritten as:

$$h_i^{(k)} = \frac{1}{1 + \theta} B h_i^{(k)} + \frac{\theta}{1 + \theta} f(B^j h_i^{(k)}, x_i^{(k)}). \quad (5)$$

According to [20], without loss of generality, assume that the linear activation and output functions are identity. Therefore, we can get:

$$h_i^{(k)} = \left( I - \frac{1}{\theta + 1} B \right)^{-1} \frac{\theta}{\theta + 1} x_i^{(k)} \quad (6)$$

The inverse calculation in Equation 6 could be decomposed as:

$$\sum_{j=0}^{\infty} \left[ \left( I - \frac{1}{\theta + 1} B \right)^{-1} \left( \frac{\theta}{\theta + 1} B \right)^{-1} \right]^j = \left( I - \frac{1}{\theta + 1} B \right)^{-1} \quad (7)$$

The first term in Equation 4 could be transferred into the form of $y^{(k)} = \sum_{j=0}^{\infty} A_j x^{(k-j)} + \varepsilon^{(k)}$, since $I - \frac{1}{\theta + 1} B = \sum_{j=0}^{\infty} \left( \frac{1}{\theta + 1} \right)^j B^j$, we can get:

$$A_j = \left( \frac{1}{\theta + 1} \right)^{j+1} \frac{\theta}{\theta + 1} \quad (8)$$

$A_j$ will decay exponentially. Therefore, standard TDR has limited capability of handling long-range dependence data due to this exponential decay.

3.2 Structure of our Proposed Memory-enhanced TDR

Let $\{x^{(t)}\}$, $\{\hat{y}^{(t)}\}$, $\{y^{(t)}\}$ be the input, output, and target sequences of a time series, respectively, where $\hat{y}^{(t)} \in \mathbb{R}^p$, $y^{(t)} \in \mathbb{R}^p$. The enhanced memory is introduced to TDR by a higher-order delay unit, which can be depicted as:

$$D \left( h_i^{(t)}; \lambda \right) = \left( \left[ \left( I - B \right)^{\lambda + \lambda} - I \right] h_i^{(t)} \right), \quad (9)$$

where $B$ is the backshift operator, $\lambda = (\lambda_1, ..., \lambda_m)$, and $\lambda \in [0, 1]$ indicate the enhanced degree, $h_i^{(t)}$ represents the reservoir states, and $\tau$ is the delay interval. Therefore, the reservoir states can be described by the solution of the following equation:

$$\dot{h}_i^{(t)} = -h_i^{(t)} + f \left( h_i^{(t-\tau)}; D \left( h_i^{(t)}; \lambda \right), x_i^{(t)} \right). \quad (10)$$

The higher-order delay unit $D \left( h_i^{(t)}; \lambda \right)$ can accumulate the previous $m$ states from long-term history, which will provide the enhanced memory for TDR. As $\lambda$ could be $0$, the related state in the $j$-th layer could not be accumulated to the current state. Formally, as for the $i$-th higher-order delay unit, it has:

$$D \left( h_i^{(t)}; \lambda \right) = \sum_{j=1}^{m} \left[ h_i^{(t-\lambda_j \tau)} \right]. \quad (11)$$

With delay interval $\tau$, $N$ equidistant points will be separated in time by $\theta = \tau/N$, and these $N$ equidistant points could be regarded as virtual neurons being multiplexed in the given time scale. By Euler discretization of Equation (10) with integration step $\theta$, the procedure of memory-enhanced TDR could be formulated as:

$$\begin{align*}
\dot{y}_i^{(k)} &= W_{yh} h_i^{(k)} + \varepsilon_i^{(k)} \\
\hat{h}_i^{(k)} &= \frac{1}{\theta + 1} h_i^{(k-1)} + \theta f \left( h_i^{(k-1)}; D \left( h_i^{(k)}; \lambda \right), x_i^{(k)} \right) \\
D \left( h_i^{(k)}; \lambda \right) &= \sum_{j=1}^{m} \left[ h_i^{(k-j)} \right],
\end{align*} \quad (12)$$

where $f$ is a nonlinear function, and there is the error $\varepsilon_i^{(k)}$ between the output $\hat{y}_i^{(k)}$ and the target $y_i^{(k)}$. This error forms a sequence of independent and identically distributed (i.i.d.) random vectors over time. We also illustrate the procedure of Equation (19) in Fig. 1. As shown in Fig. 1, within an interval $\tau$, the TDR is discretized as $N$ virtual neurons in the vertical direction. These virtual neurons are all history-dependent, so that history states could be transferred to the current state in the horizontal direction. In addition, the neuron states in the long-term history can also be transferred to the current state from the higher-order unit $D \left( h_i^{(k)}; \lambda \right)$, Therefore, the current reservoir state $h_i^{(k)}$ in the memory-enhanced TDR is traced from three parts:

- Neighboring-dependency in the same layer $h_i^{(k-1)}$; the state of its closest neighbourhood in the same layer will be transferred to the current state.
- Self-dependency in the previous layer $h_i^{(k-1)}$: the self ineritance of states in the previous layer will be considered to the current state;
- Long-term dependency $\sum_{j=1}^{m} \left[ h_i^{(k-j)} \right]$ from previous $m$ layers: the states from long-term history will be accumulated to present states.

Fig. 1 shows the discrete form of our proposed memory-enhanced TDR, which specifically illustrates how the higher-order delay unit establishes the long-term dependency to enhance the memory of TDR. For the previous $j$-th layer ($j \in (1, ..., m)$), there will be the corresponding state $h_i^{(k-j)}$ related to current reservoir state $h_i^{(k)}$, where $\lambda = (\lambda_1, \lambda_j, ..., \lambda_m)$ indicates which state in the previous $m$ layers will be selected. Considering the large search space incurred by the length of time sequence and delayed states, we will apply PSO algorithm to determine which specific delayed states should be transferred to current reservoir state.
According to Figs. 1 and 2, the reservoir input is the masked input, where the mask is \( W_{hx} \in \mathbb{R}^{p \times q} \). This process has two effects. First, the input mask distributes the information contained in the same time series value into all neurons and it makes the dimensional multiplexing of the input. Second, the mask values with zero mean make the input time series with non-zero mean to be zero; such property is convenient for eliminating the intercept in ridge regression. The readout weights \( W_{gh} \) can be trained by offline mode. With the input signal of reservoir \( x(t) \), there is a corresponding teaching signal \( y(t) \in \mathbb{R}^p \) and a \( p \)-dimensional output could be obtained by output matrix and reservoir state \( y(t) := h(t) \cdot W_{gh} \). The training process will find the output weights \( W_{gh} \in \mathbb{R}^{p \times q} \) by minimizing the distance between the output and the teaching signal, which is described as the following optimization problem:

\[
W_{gh} := \arg \min_W \left( \sum_{i=1}^{M} ||h_i^{(t)} \cdot W - y_i^{(t)}||^2 + \eta ||W||^2 \right)
\]  

(13)

where \( ||W||^2 \) refers to a regularisation term to prevent overfitting, and \( \eta \) controls its intensity. In order to optimize this problem, ridge regression [38] has been applied, whose solution could be given by:

\[
W_{gh} = (HH^T + \eta I)^{-1}Hy.
\]  

(14)

3.3 Optimization of Memory-enhanced TDR using PSO

As Section 3.2 shows, the enhanced memory behaves as the weighted accumulation of the previous states in different layers. \( \lambda = (\lambda_1, \lambda_2, ..., \lambda_m) \) indicates the memory-enhanced degree of the long-term memory that existed in different previous layers (from 1st to the \( m \)-th layer respectively). However, confronted with tasks with different memory dependencies, there will be \( (\lambda_1, \lambda_2, ..., \lambda_m) \) to be optimized making the memory-enhanced degree adaptive. However, this is an NP-hard problem.

PSO, one of the famous swarm intelligence optimization algorithms, searches for optimal solutions using a population of particles [39]. Each particle, marked by a pair of position and velocity \((p_i, v_i)\), represents a candidate solution to the given problem. Let \( p_{ibest} \) denote the personal best position of the \( i \)-th particle, and \( g_{best} \) denote the global best position among all particles so far in the search process. The objective function to be optimised is depicted by a function called the fitness function. The velocity and the position of each particle in a search space can be iteratively updated with the following equations:

\[
v_i^{(t+1)} = w \cdot v_i^{(t)} + c_1 \cdot rand() \cdot (p_{ibest} - p_i^{(t)}) + c_2 \cdot rand() \cdot (g_{best} - p_i^{(t)}),
\]  

(15)

\[
p_i^{(t+1)} = p_i + v_i^{(t+1)},
\]  

(16)

where \( w \) presents the inertia weight to balance between exploration and exploitation process, \( c_1 \) and \( c_2 \) are factors used to moderate the displacements of particles toward the local or the global optimum, and \( rand() \) is a random function in the range \([0, 1]\).

Algorithm 1 gives the pseudo code showing how PSO is applied to enhance the memory of TDR. This algorithm receives as input the population size \( N \), the maximum possible order \( m \) for the higher-order delay unit, the maximum number of iterations \( maxIter \) and the fitness function \( f \). The fitness function can potentially be any measure of predictive performance of the reservoir. In our experiments, we will use Root Mean Squared Error (RMSE) as explained in Section 5.2. Each particle \( i \)'s position \( p_i \) corresponds to a candidate value for \( \lambda = (\lambda_1, \lambda_2, ..., \lambda_m) \). We first initialize the population of particles with \( N \) particles corresponding to \( \lambda \) values picked uniformly at random from \([0, 1] \)^m.

Then, if the number of iterations has not reached the pre-defined value of \( maxIter \), the following steps will be executed (Ln 2-Ln 14). A memory-enhanced TDR will be generated for each individual \( p_i \). Next, the velocity \( v_i \) of each particle will be computed by Eq. (15), and particle \( p_i \) will be updated by Eq. (16). Then, the fitness of \( p_i \) will be calculated by fitness function \( f \). After that, we will update the local_best_fitness by the max fitness in the population. Next, if local_best_fitness > global_best_fitness, p_global_best will be updated by p_local_best, and global_best_fitness will be updated by local_best_fitness. Finally, the p_global_best will be returned. This value is the optimised \( \lambda \) to be used in the reservoir.

Further verification and analysis of the proposed adaptive memory-enhanced TDR for both of the short-term and long-term dependency tasks will be introduced in Section 5.

4 Memristive Implementation of the Adaptive Memory-enhanced TDR

4.1 Dynamic Memristor Model

In software RC, a reservoir can perform nonlinear transformations of the input signals, and project them to a high-dimensional space. According to Tanaka et al. [4], some of the memristive devices or systems are capable of exhibiting nonlinear dynamic behavior. In this work, we apply a Ti/TiO_{2}/TaO_{2}/Pt-based dynamic memristor model.
proposed by Zhong et al. [36], which is equipped with a fading memory (forgetting effect) to construct the nonlinear dynamic behavior. Its mathematical model is defined as:

\[ I = KGV^3, \]  

\[ G(t) = G_0 + r(G(t-1) - G_0) + \frac{a|V|}{a|V| + 1}(G_{th} - G(t)). \]  

Where \( I, V \), and \( G(t) \) represent the output current, input voltage, and the conductance at time step \( t \), respectively. \( K \) and \( G_{th} \) are the parameters varied with \( V \), which can be depicted as:

\[
\begin{align*}
K &= \text{sign}(V)K_p + \text{sign}(-V)K_n, \\
G_{th} &= \text{sign}(V),
\end{align*}
\]  

where \( \text{sign} \) represents a sign function:

\[
\begin{align*}
\text{sign}(x) &= 1 \quad \text{if} \quad x > 0 \\
\text{sign}(x) &= 0 \quad \text{if} \quad x \leq 0.
\end{align*}
\]  

Fig. 3 shows the I-V hysteresis curves of the dynamic memristor model. The solid line represents the experiment data sampling by the voltage scan, the dotted line represents the simulation data by simulating the memristor mathematical model, and the arrows indicate the direction of the voltage scan. The output current of the dynamic memristor model will be sampled as the reservoir states.

Fig. 4 shows the conductance change of the dynamic memristor. As we can see, the conductance of the dynamic memristor will decrease nonlinearly with the positive voltage switching from 5V to 0V, and the conductance will increase nonlinearly with the negative voltage switching from -5V to 0V. Considering the nonlinearity and fading memory shown in Figs. 3 and 4, we will employ the dynamic memristor as the reservoir and the current of the memristor will be used as the reservoir states in our work.

The parameters of the memristor models we applied in our work are all listed in Table 1.

### 4.2 Memristor-based Delay Element (MDE)

One single dynamic memristor can be used to construct nonlinear node exhibiting nonlinear dynamic behavior with fading memory. Instead of a dynamic memristor with the short-term memory, we need memristors with nonvolatile memory to construct the programmable memristor-based delay element. HP memristor model is the one that has this nonvolatile property and has been widely applied to the programmable memristive unit [16]. Therefore, we have also used the HP model to construct the programmable memristive delay element. As Section 2.1 illustrated, the classic TDR only has one type of delay from last state \( x(t-1) \), which may limit the predictive performance for the long memory dataset. In order to enhance the memory capacity of MTDR, the corresponding delay element are required to MTDR. By manipulating the current starred inverters and a memristor-based programming unit, the memristor-based delay element (MDE) is shown in Fig. 5. The MDE is composed of two inverters INV1, INV2, AND, and a memristive programming unit (MPU).

In this work, we applied our proposed memristive reconfigurable unit [16] as the MPU in the delay element. This MUP is composed of 4 transistors and one memristor, by which the memristance \( R_m \) could be tuned by Configuration_signal and Control_signal. The MDE works in two phases, which are configuration phase and operation phase, respectively. Specifically, when Control_signal is positive, the \( S_1 \) will connect to operation signal and the delay element will work in the operation phase. When the Control_signal is negative, the \( S_1 \) will connect to Configuration_signal and the delay element will work in configuration phase. And different length of applied Configuration_signal will lead to different memristance. According to Elmore delay model [40], the delay from low to high can be formulated as:

\[ t_{pLH} = 0.69(R_{eqn1} + R_{eqn2} + R_{eqn3} + R_m)C_L, \]  

Algorithm 1: Pseudo code of PSO optimization of the degree of memory enhancement for TDR

Data: population_Num: \( N \), order_Num: \( m \), max_iter, fitnessFunction: \( f \)
Result: \( p_{global\_best} \)

1. Initialise population \( p \);
2. while max_iter not met do
   3. for each individual \( p_i \) in \( p \) do
      4. Generate memory enhanced TDR with \( p_i \);
      5. Compute velocity \( v_i \) of each individual by Eq. (15);
      6. Update individual \( p_i \) by Eq. (16);
      7. Calculate fitness \( i \) of individual \( p_i \) by \( f \);
   8. end
   9. Set: \( local\_best\_fitness \leftarrow \max(\{fitness\}) \)
   10. if \( local\_best\_fitness > \text{global}_best\_fitness \) then
       11. \( p_{global\_best} \leftarrow p_{local\_best} \)
       12. \( \text{global}_best\_fitness \leftarrow local\_best\_fitness \)
   13. end
14. end
15. Return: \( p_{global\_best} \)
The parameters of two memristor models

<table>
<thead>
<tr>
<th>Dynamic Memristor Value</th>
<th>HP Memristor Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$G_0$</td>
<td>$V_{th}$</td>
</tr>
<tr>
<td>$r$</td>
<td>$R_{on}$</td>
</tr>
<tr>
<td>$\alpha$</td>
<td>$R_{off}$</td>
</tr>
<tr>
<td>$K_p$</td>
<td>$\mu_0$</td>
</tr>
<tr>
<td>$K_n$</td>
<td>$D$</td>
</tr>
</tbody>
</table>

where $R_m$ is the memristance of $M$, the equivalent on-resistance $R_{eq1}$, $R_{eq2}$ and $R_{eq3}$ can be calculated by the following equation [41]:

$$R_{eq} = -0.5V_{DD} \int_{V_{DD}/2}^{V_{DD}} VdV/I_{DSAT}(1 + \lambda V)$$

$$\approx 3V_{DD}/4I_{DSAT}(1 - 7\lambda/9),$$

where $V_{DD}$ is the supply voltage, $I_{DSAT}$ is the transistor’s current in saturation region, and $\lambda$ is the channel length modulation factor. The memristor $M$ used in the delay element is a HP memristor model with threshold, which is given by:

$$V(t) = (R_{on} x(t)/D + R_{off}(1 - x(t)/D)) i(t),$$

$$dx(t)/dt = \mu_v R_{on} i(t),$$

where $R_{on}$ and $R_{off}$ represent the minimum and maximum memristance, respectively. $D$, $\mu_v$ and $x(t)$ denote the effective length of memristor, dopant mobility rate and the length of memristor’s doped region, respectively. The parameters of memristor $M$ are listed in Table 1. The value $\mu_v$ is varied under different applied voltages, which can be depicted as follows:

$$\begin{cases} 
\mu_v = \mu_0 & \text{if } |V(t)| \geq V_{th} \\
\mu_v = 0 & \text{if } |V(t)| < V_{th}. 
\end{cases}$$

Once the applied voltage $V(t)$ exceeds the threshold voltage $V_{th}$, the dopant mobility rate will be $\mu_0$, otherwise, it will be 0 and the memristance will remain constant. With this threshold property, we set that the amplitude of Configuration_signal exceeds the threshold, so that the memristance could be configured during the configuration phase, while the memristance will be unchanged during the operation phase.

According to Equation (24), the relationship between resistance and charge ($q(t)$) can be written as:

$$R_m(t) = \left( R_{on}^2 \frac{\mu_v}{D^2} - \frac{R_{off} \mu_v R_{on}}{D^2} \right) q(t)$$

(26)

As $R_{on} \ll R_{off}$, Equation (26) could be simplified as:

$$R_m(t) = \left( - \frac{R_{off} \mu_v R_{on}}{D^2} \right) q(t).$$

(27)

Therefore, there will be a differential equation of $R_m(t)$ and current $i_m(t)$:

$$\frac{dR_m(t)}{dt} = \left( - \frac{R_{off} \mu_v R_{on}}{D^2} \right) i_m(t).$$

(28)

The amplitude of Configuration_signal is denoted as $V_{conf}$ that exceeds the threshold of memristor $V_{th}$, so that its duration $\Delta t_{conf}$ can lead to different memristance. We assume that the initial memristance of $M$ is $R_m(0)$. Then, according to Ohm law, Equation (28) is solved as:

$$R_m(t) = V_{conf} \Delta t_{conf} \left( R_m(0)^2 \pm \frac{2R_{off} \mu_v R_{on}}{D^2} \right)$$

(29)

Therefore, the memristance of $M$ will be varied with different duration of Configuration_signal, $t$.

Fig. 6 shows the simulation results of the memristor-based delay element, where two sub-figures show two scenarios with different duration of Configuration_signal. The simulation contains both of the configuration and operation phases, where the first half period (0-70ns) is the configuration phase, and the last half period (70-140ns) represents the operation phase. The red dash line represents the delay signal, the blue dashdotted line represents the Configuration_signal, and the green solid line represents the output voltage of the delay element. According to Equation (29) and Equation (21), the larger duration of Configuration_signal will lead to larger memristance and incur the larger delay further.

### 4.3 Architecture of Adaptive Memristive Memory-enhanced TDR

The architecture diagram of the memristive implementation of memory-enhanced TDR is shown in Fig. 7. The proposed memory-enhanced TDR can be implemented by a dynamic memristor and memristor-based delay elements. Moreover, personal computer (PC) and necessary peripheral circuits are also needed for the circuit experiments. The PC is used to run the basic loops of proposed algorithm, and
the peripheral circuits are required to interact between the algorithm and the memristive memory-enhanced reservoir, where OPE represents the proportional operation module to implement the function of proportion. In this work, we implement this architecture by circuit simulation on NGSPICE and interaction with algorithm loop on Python. For sake of the convenient circuit simulation, we applied NGSPICE and interaction with algorithm loop on Python. The circuit schematic diagram of the memristive implementation is shown in Fig. 10. Executing the memristive memory-enhanced TDR consists of 8 steps, related steps also have been marked in the Fig. 10:

- **Step 1**: The first step is about the input data pre-processing and MDEs configuration. As for input data pre-processing, the input data will be discretized and normalized the time series between -1 and 1 by mask. As for the MDE configuration, the MDEs will work in configuration phases to program the memristance of $M_1$ to $M_n$.
- **Step 2**: Added with the output signal of ADC, DAC module will generates the voltage pulse with the amplitude (0-3.3V) and pulse width of 120μs corresponding the summed data value of the ADC output and input data.
- **Step 3**: The amplitude of the generated pulse will be changed to the range of -3 to 3V by $OPE_1$, and applying to the dynamic memristor DM.
- **Step 4**: The current of DM, $I_{DM}$, will be transformed into voltage by a constant resistor $R_7$, of which value is $I_{DM} \times R_7$. And $OPE_2$ is use to amplify the amplitude of the voltage to a larger range (0-3.3V).
- **Step 5**: The output signal of $OPE_2$ represent the current state of $D_M$ in the form of voltage. Then, this signal will be sent to MDEs in parallel.
- **Step 6**: $OPE_3$ will integrate the signals from all the $MDE$, giving a factor to all the delay signals.
- **Step 7**: ADC module will sample the integrated signal from $OPE_3$, which will be further transformed to the input terminal of DAC for the next loop of training (back to Step 1) or to the PC for the post-processing (moving to Step 8).
- **Step 8**: The output of the ADC module will be transformed to PC for the post-processing, which will be regarded as reservoir states and to calculate the output time series.

![Fig. 7. The memristive implementation framework of proposed adaptive memory-enhanced TDR.](image)

![Fig. 8. Circuit schematic of OPE module. PMOS uses M2SJ136 model and NMOS uses M2SK1029 model in JPWRMOS library.](image)

![Fig. 9. Autocorrelation plot of Narma10 (top) and Nonlinear audio dataset (bottom).](image)

5 **EXPERIMENTS**

5.1 **Datasets**

Several works have discussed the memory term of different datasets, which could be divided into the long-term memory and short-term memory datasets according to the autocorrelation plots [20][25]. We visualize the autocorrelation plots of one short-term memory dataset (Narma10) and one long-term memory dataset (Nonlinear audio) in Fig. 9.

5.1.1 **Long-term memory datasets**

We use three real and one synthetic long-term memory dataset:

- **Nonlinear Audio**: searchers found that long memory appears to be strongly represented in music [25]. This dataset is from [42], which is a short recording of a Jazz quartet. The length of training, validation and test sets are set as 2000.

- **Tree Ring**: this dataset contains 4351 tree ring measures of a pine from Indian Garden, Nevada Gt Basin obtained from R package tsdl [1], where 2500 items are used for training, 1000 for validation and 850 for testing.

- **Dow Jones Industrial Average (DJI)**: The raw dataset contains DJI daily closing prices from 2000 to 2019 obtained from Yahoo Finance, where 2500 items are used for training, 1500 for validation and 1029 for testing.

- **ARFIMA series**: We generated a series of length 4001 using the following model with obvious long memory effect:

$$ (1 - 0.7B + 0.4B^2)(1 - B)^{0.4}Y_t = (1 - 0.2B)\varepsilon_t $$

Where the length of training, validation and testing set are 2000, 1200 and 800, respectively.

5.1.2 Short-term memory datasets

We use two real and three synthetic short-term datasets:

- **Santa Fe Laser Set-A and Set-D**: Santa Fe Laser dataset was used, which is a cross-cut through periodic to chaotic intensity pulsations of a real laser. This task is to predict the next value of the input sequence. Two different Santa Fe datasets were used, the first of which is the univariate time series A derived from laser-generated data, and the second is the computer-generated time series D. For both time series A and D, we discarded the first 200 items as washout, then used the next 2000 items for training, the next 4000 for validation, and the final 1800 for testing.

- **Narma10 and Narma20**: NARMA systems of order 10 and 20 are applied as short-term memory datasets, of which equations are:

\[
y(t+1) = 0.3y(t) + 0.05y(t) \sum_{i=0}^{9} y(t-i) + 1.5s(t-9)s(t) + 0.1, \]
\[
y(t+1) = \tanh(0.3y(t) + 0.05y(t) \sum_{i=0}^{19} y(t-i) + 1.5s(t-19)s(t) + 0.1).\]

(31)
(32)

We selected the NARMA sequences with 8000 items, where the first 200 items were discarded as washout, the following 2000 items were used as the training set, the following 4000 as the validation set, and the remaining as the testing set.

- **Hénon Map**: Hénon map has been established as a typical discrete-time dynamic system with chaotic behavior. It describes a nonlinear 2-D mapping that transforms a point \((x(n), y(n))\) on the plane into a new point \((x(n+1), y(n+1))\), which is:

\[
x(n+1) = y(n) - 1.4x(n)^2, \]
\[
y(n+1) = 0.3x(n) + w(n).\]

(33)
(34)

5.2 Comparisons with different software models

With the objective of evaluating the predictive performance of the proposed memory-enhanced TDR, we conduct comparisons with several existing models for time series prediction, namely vanilla ESN [43], Deep ESN [23], standard TDR.
Parameter setting
node=200;
iteration=200
hidden size=200; nonlinearity='tanh';
rate=1,spectral
radius=0.9
order=20;
hidden size=200; K=25
layer=4; nonlinearity='tanh';
hidden size=100; num
rate=1,spectral
node=200; num

The hyperparameter models are all set as 200. As for the mRNN and mLSTM, the hyperparameter K are set as 100 and 25, respectively, as existing work [20] has shown that larger K will lead to better performance for mRNN, while smaller K will be beneficial to mLSTM. As for Deep ESN, the parameters are set to the same values used in [23]. As for the PSO optimization part of our proposed method, the population is set as 20 and the maximum iteration is 200. Once the hyperparameters were set, the experiments were run 20 times for each dataset.

For the short-term memory datasets, mRNN can improve RNN by introducing a memory filter, while mLSTM and LSTM perform similarly on short-term memory datasets. Our proposed method can outperform other existing models on the short-term memory datasets (the average ranking is 1). Improvements in RMSE were obtained for all short-memory datasets and were particularly large for the Hénon Map, where the improvements were from 0.5713 (RNN) to 0.0042 (memory-enhanced TDR). Improvements in the predictive performance on short-memory datasets probably occurred because the adaptive connection between the current states and the states in the short-term memory will be optimized by PSO. This is likely beneficial no matter whether the datasets are short-term or long-term memory datasets.

In terms of the average performance on long-term memory datasets, the performance of mRNN and mLSTM is better than RNN and LSTM, and Deep ESN performs better on long-term memory datasets than the short-term datasets did. Our proposed method outperformed the existing methods on the long-term memory datasets, obtaining average ranking of 1. Improvements were obtained in all long-term memory datasets and were particularly high on the Arfima task, where improvements were from 1.1620 (RNN) to 0.0866 (memory-enhanced TDR). The improvements obtained for the long-term memory datasets were greater than the improvements on the short-term memory datasets. The reason for that is twofold. First, the higher-order delay units can accumulate the states existing in the long-term memory and transfer them into the current state. Second, PSO optimization of the enhanced degree makes such “accumulation” to be established in a correct and adaptive way.

From the perspective of overall performance on all the datasets, the average ranking of our proposed method outperforms all other existing models. In summary, the memory of TDR can be enhanced by our proposed adaptive design. The proposed adaptive memory-enhanced TDR can outperform other exiting models on both short-term and long-term memory datasets, where its performance improvement on long-term memory datasets is more obvious than that on short-term memory datasets. The Mann–Whitney U tests of the existing models with our proposed method are conducted, of which P value are given in Table 4. The level of significance is 0.05, therefore, we can confirm that our proposed adaptive memory-enhanced TDR can improve the predictive performance compared with the existing models. Overall, the proposed adaptive memory-enhanced TDR was verified on both short memory and long memory datasets. It improved not only improve prediction performance over the existing reservoirs such as ESN [43] and standard TDR [10], but also over other heavier approaches such as RNNs [45], LSTMs [44], deep-ESN [23], and variants of RNN and LSTM [20].

5.3 Comparisons of different hardware reservoirs

We also compare our proposed memristive TDR with other hardware reservoirs, where the comparisons contain predictive performance comparison (shown in Table 3), and hardware performance comparison (shown in Table 5).

From Table 3, we can see that our hardware implementation obtained better RMSE than other hardware-based reservoirs in all datasets where their performances were available for comparison. Moreover, the RMSE of the hardware implementation was competitive against the software implementations, sometimes even leading to better results than its software counterpart.

Table 5 summarizes the design specification of our proposed memristor-based memory-enhanced TDR and other state-of-the-art reservoir computing designs, where works [8] and [5] are related to the hardware implementations of ESN, work [46] is the hardware implementation of LSTM, works [12] [11] [37] [36] focus on the hardware implementations of TDR. We compare the number of components used
to construct a reservoir with the same function, where the “same function” refers to the basic features of the reservoir.

We can see that TDR is more hardware friendly compared with ESN models. We first compare our proposed method against others by removing its enhanced memory. We can see that ESN models have to use \( n \) neurons to construct the reservoir, while TDR models can just use one nonlinear delay node to construct one reservoir. The relationship between the number of neurons (\( n \) in the figure) and the number of Mosfets (#Mos in the Fig) is shown in Fig. 12. Taking FPGA-based ESN [8] as an example, 37 Mosfets and 1 capacitor are required to construct one neuron, and there may be more than 100 neurons used to construct a reservoir in their work, so that 3700 Mosfets will be existed in its circuit counterpart. However, TDR hardware implementations can prevent this overhead, where the number of Mosfets will remain unchanged with the increasing neurons. As for CMOS-based TDR [10], 57 Mosfets and 3 capacitors are required to construct a reservoir, which is more compact than the ESN reservoir hardware [8][5]. Moreover, as for the memristive TDR work, there will be memristors or memristor-based elements to construct reservoir instead of relying on the Mosfets. In terms of power consumption, the power consumption of CMOS-based TDR [10] is 526 \( \mu W \), where the nonlinear node requires most of the total power consumption. However, as for memristor-based TDR, there is only a dynamic memristor constructing the nonlinear node of TDR instead of CMOS circuits, so that the power consumption of memristor-based TDR [37] [36] is much lower than that of CMOS-based TDR. As we can see, the basic constructs of our proposed method are competitive, leading to the use of fewer and smaller components than non-memristive reservoirs and offering low power consumption.

In addition, our proposed method is the only one that can adapt memory enhancement. To realize this enhanced memory of TDR, MDE was introduced, composed of 1 memristor, 8 Mosfets, 0 capacitor, and 2.98 \( \mu W \) power for one MDE. The average power of one MDE is computed as 2.89 \( \mu W \) considering two working phases of MDE (configuration and operation). The number of MDEs applied for enhancing the memory of MTDR was 20. Therefore, there will be 2.89 \( \mu W \times 20 = 57.8 \mu W \) for enhancing the memory by higher-order delay unit. After introducing the higher-order delay unit for MTDR, the overall power is still less than that of a memristive TDR work proposed by Moon et. al[37]. The other two memristor-based TDRs [37] [36] only contain one memristor to construct their reservoirs, which is very circuit compact and energy-efficient. The power consumption of our memory-enhanced approach is higher than that of the non-memory-enhanced approach from [36]. However, the easiest reservoir architecture [36] also limits the memory ability for predicting long-term dependency tasks (see the hardware reservoir comparisons in Table 3), since the current reservoir states only come from the neighbouring dependency without the history and longer-term memory dependency. Our proposed memristive TDR expands the delay into higher order. For the sake of this expanded structure, as shown in Table 3, our proposed memristive memory-enhanced TDR outperforms other hardware implementations of reservoir on both of the short-term and long-term memory datasets. The gains in prediction performance of our approach against this approach are large, as shown in Table 5. Therefore, when opting for one of these approaches, there is a trade-off between prediction performance and power consumption.

### 6 Conclusion

We proposed an adaptive memory-enhanced TDR for time series prediction and its memristive implementation. In terms of the prediction performance and circuit performance, our proposed method and its memristive implementation outperformed prior models and hardware reservoirs across the long (short) memory datasets. By making use of an adaptive higher-order delay unit, the memory of TDR can be enhanced and the enhanced degree for each layer can
Implement.

11

IC

Introducing MDEs

- No

Realized?

57 3 526 0 16n 0 -

Yes

0 100 50

PCB

0 37n -

No

IC

FPGA

Constructing a reservoir

0 128 1 -


Fig. 12. The relationship between the number of neuron and the number of Mosfets.

be optimized adaptively according to different given tasks using PSO. As shown experimentally, with this design our proposed adaptive memory-enhanced TDR obtained better predictive performance on both short-term and long-term memory datasets.

Making full use of the potential of hardware-friendly feature of TDR, the memristive implementation of proposed adaptive memory-enhanced TDR was also presented in this paper. In this implementation, a dynamic memristor is used as a nonlinear node, and the memristor-based delay element is used to construct the adaptive higher-order delay unit, which expands the memory capacity of the hardware reservoir unlike other prior works. By virtue of nanosize and low energy efficiency of memristor, the proposed memristive implementation also shows its superiority on the circuit area and power consumption compared with traditional device-based reservoirs. Future work will focus on improving the model’s predictive performance and the hardware implementation of the memristive output layer to achieve a fully analog memristive TDR with adaptive enhanced memory.

REFERENCES


Leandro L. Minku Dr. Leandro L. Minku is an Associate Professor (Senior Lecturer) at the School of Computer Science, University of Birmingham (UK). Prior to that, he was a Lecturer in Computer Science at the University of Leicester (UK). He received the PhD degree in Computer Science from the University of Birmingham (UK) in 2010. Dr. Minku’s main research interests are machine learning in non-stationary environments / data stream mining, online class imbalance learning, ensembles of learning machines and computational intelligence for software engineering. Among other roles, Dr. Minku is Associate Editor-in-Chief for Neurocomputing, Senior Editor for IEEE Transactions on Neural Networks and Learning Systems, Associate Editor for Journal of Systems and Software, Associate Editor for Empirical Software Engineering journal. He was also the General Chair for the International Conference on Predictive Models and Data Analytics in Software Engineering (PROMISE 2019 and 2020), and Co-chair for the Artifacts Evaluation Track of the International Conference on Software Engineering (ICSE 2020).

Xin Yao obtained his Ph.D. in 1990 from the University of Science and Technology of China (USTC), MSc in 1985 from North China Institute of Computing Technologies and BSc in 1982 from USTC. He is a Chair Professor of Computer Science at the Southern University of Science and Technology, Shenzhen, China, and a part-time Professor of Computer Science at the University of Birmingham, UK. He is an IEEE Fellow and was a Distinguished Lecturer of the IEEE Computational Intelligence Society (CIS). He was the President (2014-15) of IEEE CIS and the Editor-in-Chief (2003-08) of IEEE Transactions on Evolutionary Computation. His major research interests include evolutionary computation, ensemble learning, and their applications to software engineering. His work won the 2001 IEEE Donald G. Fink Prize Paper Award; 2010, 2016 and 2017 IEEE Transactions on Evolutionary Computation Outstanding Paper Awards; 2011 IEEE Transactions on Neural Networks Outstanding Paper Award; and many other best paper awards at conferences. He received a prestigious Royal Society Wolfson Research Merit Award in 2012, the IEEE CIS Evolutionary Computation Pioneer Award in 2013 and the 2020 IEEE Frank Rosenblatt Award.